Crystalline yttria-stabilized zirconia (YSZ) gate dielectrics have been successfully fabricated on silicon wafers. By carefully controlling the annealing condition, the crystalline YSZ gate dielectrics show promising performances following the rapid thermal annealing process. The equivalent electrical oxide thickness only increases about 2.0Å after annealing in O 2 gas, while the leakage current decreases by more than two orders of magnitude compared with that of as-deposited samples. The results indicate that zirconia is potentially an alternative gate dielectrics for application in present silicon-based technology.
Introduction
Since the development of the first integrated circuit, SiO 2 has been used as the primary gate dielectrics. But as device scaling continues, one of the more fundamental limits to the scaling of the gate dielectrics is the exponential increase in tunnelling current with decreasing film thickness. Therefore, materials with a higher dielectric constant have been suggested as an alternative gate dielectrics replacing conventional SiO 2 . Among three (amorphous, polycrystalline and epitaxial) microstructures of alternative gate dielectrics, epitaxial single crystalline dielectric is a most promising candidate [1] [2] [3] [4] [5] [6] [7] [8] , primarily owning to concern about the stability of the silicondielectrics interface and the formation of the underlying low-κ layer. However, most proposed alternative gate dielectrics are metal oxide or silicate. The stability of these dielectrics on silicon during rapid thermal anneal is a major concern for integrating alternative gate dielectrics with the present complementary metal-oxide semiconductor (CMOS) process. In addition, oxygen vacancies are popular in oxide materials. There have been studies demonstrating that the interaction of these defects results in trap creation, which causes deleterious effects on the electrical performance of the device [4, [9] [10] [11] . Therefore, it is desirable to fill these oxygen vacancies during the rapid thermal anneal while keeping a perfect dielectricsilicon interface. In this paper, we investigate the rapid thermal annealing (RTA) effect on the electrical properties of crystalline yttria-stabilized zirconia (YSZ) gate dielectrics on silicon. By carefully controlling the annealing condition, crystalline YSZ gate dielectrics show promising performance after the RTA process.
Experimental details
YSZ is chosen as the target material, because it has a sufficiently large electron barrier [12] and excellent thermodynamic stability in contact with Si at high temperatures up to 900
• C [13] [14] [15] . YSZ thin films are grown on native oxidized n-type silicon wafer with the laser molecular beam epitaxy (MBE) technique. Silicon wafers are of 100 orientation, with a resistivity of 4-6 cm. The deposition of several initial monolayers is at the base pressure of 10 −6 mbar at 730
• C. The oxygen partial pressure is increased slowly up to 10 −5 mbar and the deposition of YSZ is continued. The crystallinity of the films is in situ monitored by reflective high-energy electron diffraction (RHEED). An atomic force microscopy (AFM) investigation shows that the root-meansquare roughness of the deposited films is only about 0.3-0.5 nm, indicating that the films are atomically smooth. After the films were annealed in purified nitrogen or oxygen gas under low partial pressure, aluminium dots, 1.0 mm in diameter, were evaporated on the film surface as electrodes. The capacitance-voltage (C-V) and current-voltage (I-V) measurements were measured by using HP4155B and 4192A parameter analysers, respectively. The high-frequency C-V measurement was operated at 100 kHz. The interface was investigated by using high-resolution transmission electron microscopy (HRTEM) in a Philips CM 300 operating at 300 kV accelerating voltage, which has a point-to-point spatial resolution of 1.7Å. The details of our system and preparing process have been reported in previous papers [7, 8] . Figure 1 shows the high-frequency C-V characteristics of asdeposited and rapid thermal annealed 6.5 nm YSZ films. For both anneals in dry N 2 and O 2 gas, the annealing time is 10 s and the annealing temperature is 700
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• C. The as-deposited film shows large flat-band voltage and stretch-out. A 10 s 700
• C RTA in dry N 2 gas shifts the curve in the direction of positive gate bias about 400 mV compared with that of the asdeposited film, indicating the decrease of positive charges in the film. The dry O 2 gas anneal at the same temperature makes the transition go further towards 300 mV in the direction of positive bias voltage, indicating a further reduction of positive charge in the bulk of the film. The interface density states of as-deposited, N 2 RTA and O 2 RTA films are 10 12 , 6.0 × 10 11 and 2.0 × 10 11 eV −1 cm −2 respectively, which are obtained by the Terman method. It can be seen that the major causes of bulk charge and interface traps are non-stoichiometry and dangling bonds, which are sites that can trap charges [4, 16] . For the O 2 RTA sample, the flat-band voltage is about 500 mV, indicating that there is still a large amount of positive fixed charge in the film. However, the O 2 RTA film improves the electrical properties of crystalline YSZ gate dielectrics greatly, which can be seen in figure 1 through the comparison of three curves, especially the hysteresis for the three films. The hysteresis decreases from about 50 mV for the as-deposited film to a negligible value for the O 2 RTA sample, indicating the presence of a few unstable trapped charges in the dielectric film [16] . The equivalent oxide thickness t eox of the YSZ films can be calculated from the accumulation capacitance of the highfrequency C-V curve by using the plate capacitor equation without considering quantum mechanical effects, where t eox is the electrical thickness equivalent for SiO 2 . The equivalent electrical oxide thicknesses for the three films are roughly estimated as 1.3, 1.42 and 1.5 nm for as-deposited, N 2 and O 2 RTA films, respectively. The O 2 RTA only increases the electrical oxide thickness of crystalline YSZ gate dielectrics about 2.0Å, compared with that of the as-deposited film. This implies that there was not much interfacial low-κ SiO 2 layer formed at the interface during O 2 anneal. A TEM image of 6.5 nm YSZ films on silicon is shown in figure 2 . The interface of the crystalline YSZ films in contact with silicon is found to be atomically sharp. The dielectric constant of the films can be deduced by the simple plate capacitor equation. For the 6.5 nm film, its corresponding dielectric constant is around 16. It should be pointed out that a very thin amorphous layer around 5.0Å (larger than 2.0Å) can be observed in some places at the interface. This may be formed during the complicated TEM sample preparation process, including cutting, polishing, ion milling and thermal baking at about 150
• C for 20 min in air.
Another important aspect of the C-V properties of the three films as shown in figure 1 is that the C-V curves for the as-deposited and N 2 RTA films begin to decrease sharply in the accumulation region, while the O 2 RTA film shows no sign of decrease in this region. Henson et al [17] attributed this decrease of capacitance in the accumulation region to the gate current and series resistance. Using fundamental impedance transformations, an equivalent circuit model of the MOS device biased in accumulation with an ultra-thin gate oxide defines the measured capacitance, C m , semiconductor C semi and insulating oxide C ox ) and ω is the measurement frequency. The important term in the above equation is the product of R s with G T . If the tunnelling conductance G T of the gate oxide is large due to high leakage current, the effect of series resistance R s becomes amplified and the measured capacitance will decrease with increasing bias, as shown in figure 1 . Many reports have successfully demonstrated that post-deposition annealing treatments can densify metal oxide gate dielectrics and improve the electrical properties [4, 11] . Therefore, we think the improvement of the leakage current density can be attributed to the oxidation of the crystalline YSZ gate dielectrics and the elimination of hydrocarbon contaminants after thermal annealing in dry N 2 and O 2 gas. The predominant oxygen vacancies in oxygen-deficient asdeposited YSZ dielectrics are the cause of the large leakage current. For annealing in N 2 , the background vacuum is only around 10 −6 mbar. In addition, although purified gas was used, small amounts of oxygen cannot be avoided with including N 2 in the chamber. The annealing in N 2 plays the same role as that of dry O 2 gas. The only difference is that the annealing in purified O 2 can supply enough oxygen necessary for reducing oxygen vacancies compared with that annealed in N 2 gas.
However, for YSZ films annealed at higher temperatures above 900
• C, although the annealing time is also 10 s, the equivalent electrical oxide thickness is much larger than those of as-deposited samples and the samples annealed at lower temperatures, generally larger than 5.0Å. In the crosssectional TEM image of 6.5 nm YSZ after RTA at around 900
• C, it can be observed that an amorphous interfacial layer of about 1.0-1.5 nm formed at the interface, as shown in figure 4 . This indicates that an interfacial layer with lower dielectric constant is formed during RTA at higher • C RTA in reduced oxygen gas. An interfacial amorphous layer of 1.0-1.5 nm can be observed at the interface.
temperatures. However, the increase of the equivalent electrical thickness deduced from C-V measurements is less than the thickness of the amorphous layer observed in the TEM image. This suggests that the dielectric constant of this interfacial layer is larger than that of SiO 2 . Some authors have attributed this interfacial layer formed under hightemperature annealing to be the compound of Zr and siliconbased oxide [4] . In addition, it can also be seen that the crystalline YSZ gate dielectric maintains perfect cubic crystalline structure after the annealing process, indicating the excellent thermal stability of YSZ at high-temperature annealing, which agrees well with previous reports [13] [14] [15] . Therefore, we think the critical issue for RTA is not the thermal stability of the zirconia alternative gate dielectric but the precise control of the annealing time.
In order to reduce the annealing temperature and to eliminate the reaction and oxidation taking placing at both interfaces, dielectric/silicon and dielectric/gate, metal gate electrode material is proposed to integrate with high-κ gate dielectrics, which can avoid the high-temperature annealing process for the doped polysilicon gate. The RTA temperature can be lowed to 500-600
• C [1, 4] , which will be beneficial for the elimination of the underlying low-κ layer and for integrating crystalline gate dielectrics with present siliconbased technology. In addition, another promising scheme currently contemplated by many people is the adoption of an alternative semiconductor process sequence, such as the replacement gate process to lower the thermal budget [1, 4, 8] , and forming the gate after the formation of source/drain junction, which require a high-temperature process.
Conclusion
In summary, we have investigated the RTA effect on the electrical properties of crystalline YSZ gate dielectrics on silicon. By carefully controlling the annealing condition, the crystalline YSZ gate dielectrics show promising performance following the RTA process. The equivalent electrical oxide thickness only increases about 2.0Å after the annealing process. But the leakage current decreases by more than two orders of magnitude compared with that of as-deposited samples, indicating that post-deposition annealing treatments can densify metal oxide gate dielectrics and improve the electrical properties. However, the TEM result shows that a higher-temperature anneal very easily causes the formation of a low-κ layer. This implies that a low-temperature anneal in the range of 500-600
• C is preferable for integrating alternative gate dielectrics with present silicon-based technology.
